Two-dimensional modulaiion codes were recently introduced as a method t o increase data storage densiiies. These codes are a generalixation of the usual run-length-limited ( d , k ) codes and provide for increased storage density by relazing the k-constraint and encoding multiple tracks in parallel. The use of these codes requires thai liming informaiion be derived from multiple iracks read in parallel. This paper introduces a timing recovery circuit f o r use by systems that employ two dimensional modulation codes. The circuit generalizes the familiar square-and-jilter approach. Computer simulations are used t o determine the performance of this circuit in terms of peak-to-peak jitter vs. signal t o noise ratio at various pulse densities. Another circuit introduced in this paper is used to remove relative iime-shifi from adjacent tracks. This circuii is necessary for proper operation of the timing recovery circuit in sysiems with removable media.
INTRODUCTION
Many magnetic storage devices in use today employ saturation recording to store data. Binary data is written on a track by magnetizing the media in one of two directions. The transition between two adjacent areas (magnetized in opposite directions) is called a pur change. A constraint on the minimum distance between flux changes is necessary to control intersymbol interference. On the other hand, a constraint on the maximum distance between flux changes is needed to ensure that the read-out waveform will contain enough transitions to recover timing information.
In order to fulfill these channel constraint requirements, run-length-limited (RLL) modulation codes are often employed to map unconstrained data sequences to constrained code sequences. NRZI encoding is typically used, so that a code bit of 1 is represented by a flux change, while a code bit of 0 is represented by no flux change. Under this assumption, the minimum and maximum distance between flux changes is controlled by specifying a minimum and maximum length for runs of 0's. In particular, the number of 0's between consecutive 1's is constrained to lie between some minimum and maximum values, say d and k . Modulation codes satisfying these type of constraints are often called ( d , L) codes.
In existing magnetic storage systems, each track is encoded independently with the same modulation code being used on each track. The idea of two-dimensional modulation codes was recently introduced in [l] . With two-dimensional modulation codes, multiple tracks are encoded simultaneously. With this technique, it is possible to achieve substantial increase in storage capacity by relaxing the k constraint.
The d constraint is still satisfied in each track independently to control intersymbol interference, but the k constraint is satisfied in a joint manner. The relaxed version of the k constraint states that no more than k code bit intervals may pass in which all tracks are 0 simultaneously. For example, the pair of sequences given by 0000101000 1000000100 satisfy two-track (1,3) constraints. Each sequence satisfies the d = 1 constraint, but neither satisfies the k = 3 constraint on its own. The sequences do however, satisfy the k constraint as a pair. That is, the sequences are not simultaneously 0 in more than 3 consecutive positions.
In this paper, we examine issues related to timing recovery (or clocking) schemes for systems employing these new codes. A timing recovery circuit is introduced that is based on the widely used "square-and-filter" approach. Signals from multiple tracks are combined and passed through the cascade of a square-law non-linearity, a band-pass filter, and a phase-locked-loop to create a clock signal. Computer simulations are used to determine peak-to-peak timing jitter for various normalized densities and signal-tenoise ratios. Also, a circuit for removing relative time-shift from multiple readhead signals is presented. This circuit is required for proper operation of the timing recovery circuit when media can be moved,from one aystem to another.
TIMING RECOVERY
head of a magnetic recording system is given by An often used model for the output signal from the read- where is a Lorentzian pulse with half-amplitude pulsewidth equal to T50, T is the code bit period, r is a fixed (but in general unknown) constant, n(t) is a white Gaussian noise process, and ak takes values in {-1,0,+1).
Specifically, 01 takes on alternating values of -1 and +1 (separated by a varying number of 0's). In order to retrieve the information digits ak, the detector should sample the read signal every T seconds at times kT + r. Since the true value of r is unknown, an estimate i must be provided by a timing recovery circuit.
Since (1) takes the form of a pulse amplitude modulated (PAM) signal corrupted by additive noise, we have chosen the popular square-law timing recovery approach for the work described here. This approach produces a "timing wave" which has some periodic attribute, such as uniformly spaced zero-crossings [2]. This method has been widely used in PAM communication systems [3] and has recently been studied for use with partial response magnetic recording [4] .
An extension of the squarelaw timing recovery scheme to the two-track case is shown in Figure 1 . In this figure, q ( t ) and zz(t) are the output signals from two tracks previously recorded using a two-dimensional modulation code. We assume that z l ( t ) and zz(t) are synchronized with each other. That is, they share a common value of r. The validity of this assumption is discussed in the following section. The input signals (after being corrupted by independent white Gaussian noise proceases nl(t) and nz(t)) are multiplied by two different constants 01 and 0 2 , and then added to obtain the signal a(t). We have chosen a1 = 1 and a2 = 2 to ensure that pulses of opposite polarity in q ( t ) and zz(t) do not cancel each other. This guarantees that the self clocking ability provided by the two-dimensional code is not destroyed.
The signal a(t) is considered to be a new PAM signal on which a square-and-filter timing recovery scheme is employed. A hard-limiter is used on the timing wave b(t) to create a squarewave clock. The BPF/PLL can be phasecompensated so that in the absence of noise and pattern jitter, the negativegoing transitions of b(t) correspond to the ideal sampling instants.
Simulation Results
In this subsection, we describe computer simulations that were performed to verify the operation of our timing recovery circuit. In these simulations, the Modified Frequency Modulation (MFM) code [5] was used to encode each source sequence. This code was used even in the two-track case so that the amount of timing jitter caused by using the timing recovery scheme of Figure 1 could be determined (without regard to the merits of a particular two-dimensional code).
The MFM code is a (d, k) = (1,3) code with each source bit being separately encoded into two code bits. A 1 is encoded as 01 while a 0 is encoded as 00 or 10, depending on whether it is preceded by a 1 or a 0. For example, the source sequence 10100 is encoded as 0100010010. q ( t ) and zz(t) are then generated directly using
where the random sequence aik takes on values of -1, 0, and +1 (alternating +1, -1 for code bits taking a value of 1, and 0 for code bits taking a value of 0).
We assumed a normalized code bit frequency of 1 Hz and implemented the band-pass filter in our timing recovery circuit with a fourth order Butterworth design having a center frequency of 1 Hz and a 3 dB bandwidth of 0.2 Hz. The phase detector and loop filter for our PLL consisted of a multiplier followed by a second order low-pass Butterworth filter with a 3 dB cutoff frequency of 0.2 Hz. The VCO was implemented using an ideal integrator with a gain of 0.1.
In the simulation results that follow, peak-to-peak timing jitter (as a percentage of the code bit period) vs. signal-tonoise ratio (SNR) is used as a figure of merit for our timing recovery scheme. We define .(OM the s~l p l i n g frequency used in our simulations.
346.3.2
In the previous section, it was assumed that the two signals z l ( t ) and zz(t) shared a common value of T . This assumption may be reasonable in a device with non-removable media, but is clearly violated in removable media systems where head-skew will vary from one device to another. These variations result in a relative timeshift between the two signals q ( t ) and ~( t ) .
In this section, we present a method for removing this timeshift. The approach discussed is easily extended to any number of tracks.
The signals from the two tracks are modeled as Although the performance of the timing recovery circuit is not as good for the two-track case as it is for the single track case, the performance is still quite good for a normalized density of 1.0 code bits/Tio. The largest peak-to-peak timing jitter incurred for the SNR values reported here was 3.83%. Also, the performance is still probably acceptable for most applications when the SNR as at least 22 dB for the case of 2.0 code bits/Tao. For these values of SNR and normalized density, the peak-to-peak timing jitter is 9.19%.
where the values of aik are governed by a two-dimensional (d, k ) code. Here we assume that the code bit period T is unknown but is within a given tolerance ( of some nominal code bit period T' (i.e., T E [T'-(,T'+c]). We also assume that 71 and TZ are unknown but fixed, and that 1 7 1 -T Z~ < Tpo gf (d+l)(T'-()/2. That is, the timeshift between the two tracks is less than half the minimum mark length.
The circuit used to remove this time-shift is shown in Figure 4. Deterministic preambles are used to help accomplish our goal. These preambles are chosen 80 that q ( t ) and zz(t) consist of sequences of minimum length marks. This is accomplished with al, = aZk taking on alternating values of +1 and -1 separated by exactly d 0's. The function of the circuit in Figure 4 is to provide delayed versions of z l ( t ) and zz(t) (say, q ( t ) and wz(t)) that have no relative time-shift between them. These signals can then be treated as the read-head output signals to be operated on by the timing recovery and data detection circuitry.
The first step in the process is to delay q ( t ) by TP!.%' (d+l)(T'+()/2 (slightly greater than the maximum possible timeshift between q ( t ) and ~( t ) ) .
This procedure is used to ensure that w l ( t ) lags ~( t )
which is necessary to ensure causality. The next step is to delay zz(t) by an amount such that there is no timeshift between w l ( t ) and wa(t). This is accomplished by using a variable delay element with delay that is a function of some control input u'(t). In practice, the delay characteristic can assume any shape as long as it is monotonically increasing from 0 to 2Tpf with y-intercept at T p j . The exact values of these parameters are not critical.
The delayed versions of z l ( t ) and zz(t) can be expressed as The goal is then to alter D until synchronization between w l ( t ) and w2(t) is achieved. In other words, our task is completed when 4 2 = 41.
In order to generate a sinusoidal signal for the purpose of phase comparison, all harmonic components (except the fundamental) are removed' from wl(t) and wz(t) by (identical) low-pass filters to yield + 1)T) . A 90-degree phasecompensation network is then applied to p(t) to obtain @ ( t ) = Asin (2ufct -4 2 -6).
(13)
The output of the multiplier can then be expressed as 1
(14)
The high frequency component of y(t) is then removed by another low-pass filter to obtain Under previously stated assumptions, it is easy to show that 141 -421 < u/2 which then implies that the integrator generates a signal u'(t) whose nature (increasing, decreasing, or constant) depends on the sign (positive, negative, or zero) of
-4 2 . ~' ( t )
is then applied to the variable delay element to adjust the delay for wz(t).
As an example, suppose 41 > 4 2 (i.e., w l ( t ) is lagging wa(t)). This results in a positive value of u(t) and hence, an increasing u'(t). This causes D to increase which in turn 2Note that by construction of the preambles, . q ( t ) and z z ( t ) (and hence, w l ( t ) and ~( t ) ) are periodic with period 2(d+ 1)T.
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346.3.4
In an effort to provide increased storage capacities, a new class of run-length-limited codes was recently introduced [l] . These codes provide substantial increase in data storage capacity for multi-track recording systems by operating on multiple tracks in parallel. The work reported in this paper was an investigation into a timing recovery scheme for systems using these codes.
Because tracks are modulated in parallel, the timing recovery circuit must be able to recover timing information from multiple tracks. The fact that the output of a readhead can be treated as a PAM signal and that the sum of PAM signals is just another PAM signal (provided that these signals have their transitions aligned in time) is used to provide an extension of the traditional square-and-filter timing recovery method. This extension involves applying a weighted sum of read-head signals to a square-law nonlinearity followed by a band-pass filter and phase-locked-loop to generate a timing wave with negative-going zero-crossings indicating the proper sampling instants for the detector to recover the coded information. It was found that this scheme has better timing recovery performance for single-track signals than for two-track signals, but that the performance was acceptable in both cases for a wide range of signal-to-noise ratios.
We also proposed a method for insuring that the signals from multiple tracks are aligned in time. This scheme uses deterministic preambles to generate sinusoidal signals for use by a phaae detection circuit. The measured phase error is then used to drive the relative time-shift between two tracks to zero. The circuit was shown to operate correctly for all initial time-shifts of less that half the minimum mark length and for any bit period within a given tolerance of its nominal value. 
Simulation Results
The circuit of Figure 4 was simulated using deterministic preambles for q ( t ) and ~( t ) which satisfy a ( d , k ) = (1,3) constraint. Thus, the al. will take on alternate values of +1 and -1 separated by a single 0. A Lorentzian pulse with T' o = 1.0 is chosen along with a code bit period of T = 1.0 and a tolerance of = 0.10. These choices yield a normalized pulse density of 1.0 code bits/Tso.
Assume that q ( t ) is initially leading z l ( t ) by an amount equal to the maximum allowable time-shift, which is Tpo = 0.9. At time zero, zl(t) and 4 1 ) are each delayed by Tpj = 1.1 seconds to obtain w l ( t ) and w2(t). These signals are processed to yield u(t) as shown in Figure 5 . From (15), we see that after a brief transient, u(t) gives an indication of the magnitude and sign of the relative time-shift between w l ( t ) and wz(t). Clearly, this time-shift has been forced to zero within about 70 bit periods. Figure 6 shows a family of curves for ~( t ) with different initial time-shifts. In all cases the timeshift has been driven to zero within about 100 bit periods. We note here that no attempt has been made to optimize the characteristics of the variable delay element. Careful attention to the design of this important component would virtually gaurantee faster convergence.
